mux_2.v.bak

module mux_2(selector, in1, in2, out);
  input selector;
  input [4:0] in1, in2;
  output [4:0] out;
  case(selector)
    1b'0: out = in1;
    1b'1: out = in2;
  endcase
endmodule