Skip to content

Latest commit

 

History

History
5 lines (3 loc) · 301 Bytes

README.md

File metadata and controls

5 lines (3 loc) · 301 Bytes

ABG

Inspired by Licheng-Guo/AutoBridge, added support for any pre-defined topology of the underlying FPGA through ILP.

(The repo is still under heavy development. No documents will be provided until the basic tool flow has been finished and verified.)