New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Finish modeling ALU unit in schematic edior #8

Open

cactiCode opened this issue Mar 8, 2022 · 0 comments

Assignees

cactiCode commented Mar 8, 2022 •

edited

Loading

electrical Schematic, finished and footprints are added to all components.

cactiCode self-assigned this

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment