You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
I see that the V2 PCB layout uses copper plates on the top layer for capacitive measurement.
I would expect that copying the same copper plates also to the bottom layer will increase the capacitive coupling by approx. 2 times.
Hence the signal-noise ratio of the measurement becomes much better.
Is there any specific reason why the single layer is used instead?
Am I overlooking something?
The text was updated successfully, but these errors were encountered:
I see that the V2 PCB layout uses copper plates on the top layer for capacitive measurement.
I would expect that copying the same copper plates also to the bottom layer will increase the capacitive coupling by approx. 2 times.
Hence the signal-noise ratio of the measurement becomes much better.
Is there any specific reason why the single layer is used instead?
Am I overlooking something?
The text was updated successfully, but these errors were encountered: