forked from lowRISC/opentitan
-
Notifications
You must be signed in to change notification settings - Fork 0
/
BLOCKFILE
126 lines (118 loc) · 4.2 KB
/
BLOCKFILE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
# If a PR changes a file that matches a pattern in this file it will be blocked
# from merged by CI. The patterns as glob-like patterns matched using python
# fnmatch. In particular note there is no special handling for '/' so '*' can
# match multiple directory levels e.g. 'this/is/*/a/path' matches both
# 'this/is/a/foo/path' and 'this/is/a/foo/bar/path'.
#
# Anyone on the COMMITTERS list can authorize a change by adding a comment
# with:
#
# CHANGE AUTHORIZED: path/to/file
#
# To the PR. If there are multiple changes to authorize, one authorization
# is required per file and there is one authorization per line in the
# comment.
#
# At least two committers must authorize the change to pass.
# Ensure changes to block system must be authorized
BLOCKFILE
.github/workflows/pr_change_check.yml
ci/scripts/check-pr-changes-allowed.py
# Earlgrey related RTL
hw/top_earlgrey/ip/*/rtl/*
hw/top_earlgrey/ip_autogen/*/rtl/*
hw/top_earlgrey/rtl/autogen/top_earlgrey.sv
hw/top_earlgrey/rtl/autogen/chip_earlgrey_asic.sv
# Vendored IP
hw/vendor/lowrisc_ibex/rtl/*
hw/vendor/pulp_riscv_dbg/src/*
hw/vendor/pulp_riscv_dbg/debug_rom/*
# IP block RTL for blocks that require a higher scrutiny on changes to maintain
# stability (Ascon, DMA and Key Manager DPE are not blocked). Note that nothing
# under ip_templates is listed here. It's important for the rendered versions of
# those to remain stable for the tops that use them but the templates themselves
# can change.
hw/ip/adc_ctrl/rtl/*
hw/ip/aes/rtl/*
hw/ip/aon_timer/rtl/*
hw/ip/csrng/rtl/*
hw/ip/edn/rtl/*
hw/ip/entropy_src/rtl/*
hw/ip/gpio/rtl/*
hw/ip/hmac/rtl/*
hw/ip/i2c/rtl/*
hw/ip/keymgr/rtl/*
hw/ip/kmac/rtl/*
hw/ip/lc_ctrl/rtl/*
hw/ip/otbn/rtl/*
hw/ip/otp_ctrl/rtl/*
hw/ip/pattgen/rtl/*
hw/ip/prim/rtl/*
hw/ip/prim_generic/rtl/*
hw/ip/prim_xilinx/rtl/*
hw/ip/prim_xilinx_ultrascale/rtl/*
hw/ip/pwm/rtl/*
hw/ip/rom_ctrl/rtl/*
hw/ip/rv_core_ibex/rtl/*
hw/ip/rv_dm/rtl/*
hw/ip/rv_timer/rtl/*
hw/ip/spi_device/rtl/*
hw/ip/spi_host/rtl/*
hw/ip/sram_ctrl/rtl/*
hw/ip/sysrst_ctrl/rtl/*
hw/ip/tlul/rtl/*
hw/ip/uart/rtl/*
hw/ip/usbdev/rtl/*
# Individual HJSON files that effect RTL generation (no wildcard as it's
# too broad and will also block DV-only files)
hw/ip/lc_ctrl/data/lc_ctrl.hjson
hw/ip/rv_timer/data/rv_timer.hjson
hw/ip/spi_host/data/spi_host.hjson
hw/ip/spi_device/data/spi_device.hjson
hw/ip/adc_ctrl/data/adc_ctrl.hjson
hw/ip/pattgen/data/pattgen.hjson
hw/ip/keymgr/data/keymgr.hjson
hw/ip/edn/data/edn.hjson
hw/ip/csrng/data/csrng.hjson
hw/ip/usbdev/data/usbdev.hjson
hw/ip/uart/data/uart.hjson
hw/ip/sram_ctrl/data/sram_ctrl.hjson
hw/ip/rom_ctrl/data/rom_ctrl.hjson
hw/ip/hmac/data/hmac.hjson
hw/ip/rv_dm/data/rv_dm.hjson
hw/ip/kmac/data/kmac.hjson
hw/ip/sysrst_ctrl/data/sysrst_ctrl.hjson
hw/ip/gpio/data/gpio.hjson
hw/ip/otbn/data/otbn.hjson
hw/ip/entropy_src/data/entropy_src.hjson
hw/ip/aes/data/aes.hjson
hw/ip/i2c/data/i2c.hjson
hw/ip/otp_ctrl/data/otp_ctrl.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_rma.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_dev.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_test_locked0.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_test_locked1.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_test_unlocked0.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_creator_sw_cfg.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_hw_cfg.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_raw.hjson
hw/ip/otp_ctrl/data/otp_ctrl_mmap.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_test_unlocked1.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_prod.hjson
hw/ip/otp_ctrl/data/otp_ctrl_img_test_unlocked2.hjson
hw/ip/rv_core_ibex/data/rv_core_ibex.hjson
hw/ip/pwm/data/pwm.hjson
hw/ip/aon_timer/data/aon_timer.hjson
hw/top_earlgrey/ip/ast/data/ast.hjson
hw/top_earlgrey/ip_autogen/alert_handler/data/alert_handler.hjson
hw/top_earlgrey/ip_autogen/clkmgr/data/clkmgr.hjson
hw/top_earlgrey/ip_autogen/flash_ctrl/data/flash_ctrl.hjson
hw/top_earlgrey/ip_autogen/pinmux/data/pinmux.hjson
hw/top_earlgrey/ip_autogen/pwrmgr/data/pwrmgr.hjson
hw/top_earlgrey/ip_autogen/rstmgr/data/rstmgr.hjson
hw/top_earlgrey/ip_autogen/rv_plic/data/rv_plic.hjson
hw/top_earlgrey/data/top_earlgrey.hjson
hw/top_earlgrey/data/xbar_main.hjson
hw/top_earlgrey/data/xbar_peri.hjson
# The ROM self hash test including the golden ROM hashes
sw/device/silicon_creator/rom/e2e/release/rom_e2e_self_hash_test.c