Skip to content

Navigation Menu

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

This repository has been archived by the owner on Apr 1, 2024. It is now read-only.

VyperCore / riscv-opcodes Public archive

forked from riscv/riscv-opcodes

Notifications You must be signed in to change notification settings
Fork 0
Star 0

Code
Pull requests
Actions
Security
Insights

Additional navigation options

Code
Pull requests
Actions
Security
Insights

Breadcrumbs

riscv-opcodes

/

rv64_q

Latest commit

History

8 lines (5 loc) · 322 Bytes

Breadcrumbs

riscv-opcodes

/

rv64_q

File metadata and controls

8 lines (5 loc) · 322 Bytes

1

2

3

4

5

6

7

# RV64Q additions to RV32Q

fcvt.l.q rd rs1 24..20=2 31..27=0x18 rm 26..25=3 6..2=0x14 1..0=3

fcvt.lu.q rd rs1 24..20=3 31..27=0x18 rm 26..25=3 6..2=0x14 1..0=3

fcvt.q.l rd rs1 24..20=2 31..27=0x1A rm 26..25=3 6..2=0x14 1..0=3

fcvt.q.lu rd rs1 24..20=3 31..27=0x1A rm 26..25=3 6..2=0x14 1..0=3

Footer

© 2024 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.