This repository has been archived by the owner on Sep 11, 2021. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 3
/
i-chip-w.html
49 lines (48 loc) · 2.48 KB
/
i-chip-w.html
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
<!doctype html>
<html lang="en" class="no-js">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<script type="text/javascript">
//<![CDATA[
try{if (!window.CloudFlare) {var CloudFlare=[{verbose:0,p:0,byc:0,owlid:"cf",bag2:1,mirage2:0,oracle:0,paths:{cloudflare:"/cdn-cgi/nexp/dok3v=1613a3a185/"},atok:"35559c5a1125e8a9d50136e7f188fea8",petok:"27491804bd3ec6a57970b4c1a395c3a23e6b0269-1456840237-1800",zone:"udyamfest.org",rocket:"0",apps:{"abetterbrowser":{"ie":"10","opera":null,"chrome":null,"safari":null,"firefox":null}},sha2test:0}];!function(a,b){a=document.createElement("script"),b=document.getElementsByTagName("script")[0],a.async=!0,a.src="//ajax.cloudflare.com/cdn-cgi/nexp/dok3v=fb690a32f5/cloudflare.min.js",b.parentNode.insertBefore(a,b)}()}}catch(e){};
//]]>
</script>
<link rel="stylesheet" href="static/css/reset.css">
<link rel="stylesheet" href="static/css/style.css">
<script src="static/js/modernizr.js"></script>
<title>I-chip Workshop</title>
</head>
<body><script type="text/javascript">
//<![CDATA[
try{(function(a){var b="http://",c="udyamfest.org",d="/cdn-cgi/cl/",e="img.gif",f=new a;f.src=[b,c,d,e].join("")})(Image)}catch(e){}
//]]>
</script>
<div class="cd-fold-content single-page" id="main_page">
<h2>About Event</h2>
<p style=" text-align: left">Sponsored by: <img src="http://upload.wikimedia.org/wikipedia/commons/thumb/d/d4/Mentor_Graphics_Logo.svg/1280px-Mentor_Graphics_Logo.svg.png" height="150" width="400"/><br>
An HDL event: Now there is no need to manually place gates and transistors to build electronic circuits. Describe complex circuits at an abstract level in terms of functionality and data flow by designing those circuits in HDLs. This FPGA Design Contest requires one to write the code for the given problem statement in either VHDL or Verilog and optimize it, then dump the code on the FPGA Kit to physically realize the design that was coded.
</p>
<h2 style="color: black">
Workshop Details will be out soon !!!
</h2>
<h2>
Contact Details:
</h2>
<div class="row" style="color: #302E39">
<div class="row">
<div class="col m3">Shubham Mantri</div>
<div class="col m6">[email protected]</div>
<div class="col m3">9455927695</div>
</div>
<div class="row">
<div class="col m3">Arnab Mondal</div>
<div class="col m6">[email protected]</div>
<div class="col m3">9628248855</div>
</div>
</div>
</div>
<script src="static/js/jquery-2.1.1.js"></script>
<script src="static/js/main.js"></script>
</body>
</html>