This repository is a documentation of the Verilog RTL design and verification of a washing machine controller project.
The repository includes the following:
- RTL directory containing the design file (.v)
- Testbench directory containing the testbench file (tb_*.vhd)
- In the main directory, there are the Makefile, do file (.do), and documentation report (.pdf)