Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

aarch32-symbolic: Add SIMD register Indexes, factor registers into a module #444

Merged
merged 5 commits into from
Sep 25, 2024

Conversation

langston-barrett
Copy link
Contributor

Like #443, but for AArch32 this time.

@langston-barrett langston-barrett self-assigned this Sep 25, 2024
@langston-barrett langston-barrett added the arch:aarch32 AArch32 (32 bit ARM) issues label Sep 25, 2024
@langston-barrett
Copy link
Contributor Author

FWIW, I checked the GHC Core for these definitions (using -ddump-simpl) and found that they really do compile down to integers (with the expected values, no less:

Data.Macaw.AArch32.Symbolic.Regs.v62 :: Int
[GblId,
 Unf=Unf{Src=<vanilla>, TopLvl=True,
         Value=True, ConLike=True, WorkFree=True, Expandable=True,
         Guidance=IF_ARGS [] 10 10}]
Data.Macaw.AArch32.Symbolic.Regs.v62 = ghc-prim:GHC.Types.I# 82#

-- snip --

v31
  :: Ctx.Index
       (MS.MacawCrucibleRegTypes SA.AArch32) (LCLM.LLVMPointerType 128)
[GblId,
 Unf=Unf{Src=<vanilla>, TopLvl=True,
         Value=True, ConLike=True, WorkFree=True, Expandable=True,
         Guidance=ALWAYS_IF(arity=0,unsat_ok=True,boring_ok=True)}]
v31
  = Data.Macaw.AArch32.Symbolic.Regs.v62
    `cast` (Sym (Data.Parameterized.Context.Unsafe.N:Index[0] -- snip -- ) )

@langston-barrett langston-barrett marked this pull request as ready for review September 25, 2024 18:58
@langston-barrett langston-barrett merged commit 206a864 into master Sep 25, 2024
4 checks passed
@langston-barrett langston-barrett deleted the lb/aarch32-regs branch September 25, 2024 19:42
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
arch:aarch32 AArch32 (32 bit ARM) issues
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants