Skip to content

Latest commit

 

History

History
27 lines (23 loc) · 540 Bytes

README.md

File metadata and controls

27 lines (23 loc) · 540 Bytes

SoC_Design_Final

In this project, we seperate the workloads into two groups (computation and communication).

Simulation for computation workload

cd computation_workload/testbench/counter_la
chmod +x run_*
./run_clean
./run_sim

Simulation for communication workload

cd communication_workload/testbench/uart
chmod +x run_*
./run_clean
./run_sim

Verification with Vivado

Synthesis and Generate bitstream

cd communication_workload/vivado
chmod +x run_*
./run_vivado